https://douyixuan.github.io/tags/systemverilog/Recent content in SystemVerilog on 兜忆轩 | Cedric's Compiler Noteshttps://douyixuan.github.io/images/papermod-cover.pnghttps://douyixuan.github.io/images/papermod-cover.pngHugo -- 0.146.0en-usWed, 07 Oct 2026 12:38:00 +0800https://douyixuan.github.io/posts/ai-silicon-papers/2026-10-07/Wed, 07 Oct 2026 12:38:00 +0800https://douyixuan.github.io/posts/ai-silicon-papers/2026-10-07/ProofLoop 让 Agent 查询 RTL 结构并利用形式反例修正 SVA，显著提高可证明断言的比例；但在 Design2SVA 中，性质成立、性质非空洞与性质重要仍是三个不同判断。https://douyixuan.github.io/posts/ai-silicon-papers/2026-10-06/Tue, 06 Oct 2026 12:36:00 +0800https://douyixuan.github.io/posts/ai-silicon-papers/2026-10-06/FIXME 用 180 道题覆盖规格理解、参考模型、测试用例、testbench、断言和调试；它拓宽了 LLM 硬件验证评测，却也留下一个概念边界：流程覆盖不等于端到端执行。